

AMENDMENTS TO THE CLAIMS

1. (Original) An optical signal receiver, comprising:

a comparator for receiving an input data signal from an optical-to-electrical signal converter and a decision threshold signal and providing a digital output data signal;

an error detection and correction circuit for receiving the digital output data signal, detecting errors in the digital output data signal and correcting detected errors in the digital output data signal;

said error detection and correction circuit also providing an error signal representative of a number of corrected "1"s and number of corrected "0"s in the output data signal; and

a control circuit for receiving the error signal, calculating a total percentage error indicator based on the error signal and adjusting the decision threshold signal in response to the total percentage error indicator.

2. (Original) The optical signal receiver according to claim 1,

said control circuit changing a rate of the decision threshold adjustment based on the total percentage error indicator.

3. (Original) The optical signal receiver according to claim 1, said control circuit dynamically adjusting the decision threshold signal in response to the total percentage error indicator.

4. (Original) The optical signal receiver according to claim 1, further comprising:

a clock and data recovery circuit for receiving the digital output data signal and providing a data-recovered output signal and a clock signal to said error detection and correction circuit.

5. (Original) The optical signal receiver according to claim 1, said control circuit adjusting the decision threshold by a stepsize amount related to the total percentage error indicator.

6. (Original) The optical signal receiver according to claim 1, said control circuit adjusting the decision threshold by a stepsize amount in response to the total percentage error indicator.

7. (Original) The optical signal receiver according to claim 6,  
said control circuit calculating the total percentage error  
indicator according to:

$$Indicator = \left| \frac{(Ones - Zeroes)}{(Ones + Zeroes)} \right|,$$

where Indicator = total percentage error indicator,

Ones = the number of corrected "1"s in the output data signal,

and

Zeroes = the number of corrected "0"s in the output data  
signal

said control circuit calculating the stepsize amount according  
to:

stepsize amount = Indicator \* Range,

where Range is related to a range of stepsizes.

8. (Original) The optical signal receiver according to claim 6,  
said control circuit changing the stepsize amount to an amount  
related to the total percentage error indicator when the total  
percentage error indicator is greater than a limit value.

9. (Original) The optical signal receiver according to claim 6,  
said control circuit changing the stepsize amount to an amount related to the total percentage error indicator when the total percentage error indicator is greater than a limit value; otherwise  
said control circuit setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value.
10. (Original) The optical signal receiver according to claim 6,  
said control circuit setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value.
11. (Original) The optical signal receiver according to claim 6,  
said control circuit setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value, otherwise  
said control circuit changing the stepsize amount to an amount related to the total percentage error indicator.

12. (Original) The optical signal receiver according to claim 6,  
said control circuit setting the stepsize amount to zero when  
the number of corrected "1"s equals the number of corrected "0"s.

13. (Original) The optical signal receiver according to claim 6,  
said control circuit determining a direction of change to be  
effected by said control circuit when adjusting the decision  
threshold signal.

14. (Original) The optical signal receiver according to claim 13,  
said control circuit determining a direction of change  
according to a relative number of corrected "1"s and "0"s.

15. (Currently Amended) An optical signal receiver, comprising:  
a photodetector optically coupled to a fiber optic network;  
said photodetector converting an optical signal received from the  
fiber optic network to an electrical input data signal;  
a comparator operatively coupled to said photodetector and to  
a decision threshold input port;  
said comparator comparing the electrical input data signal to  
a decision threshold signal to provide a digital output data  
signal;

an error detection and correction circuit operatively coupled to said comparator;

said error detection and correction circuit detecting errors in the digital output data signal and correcting detected errors in the digital output data signal;

said error detection and correction circuit also providing an error signal representative of a number of corrected "1"s and a number of corrected "0"s in the output data signal; and

a control circuit operatively coupled to said error detection and correction circuit and to the decision threshold input port of said comparator,

said control circuit calculating a total percentage error indicator based on the error signal and adjusting the decision threshold signal in response to the total percentage error indicator.

16. (Original) The optical signal receiver according to claim 15,

said control circuit changing a rate of the decision threshold adjustment based on the total percentage error indicator.

17. (Original) The optical signal receiver according to claim 15, said control circuit dynamically adjusting the decision threshold signal in response to the total percentage error indicator.

18. (Original) The optical signal receiver according to claim 15, said control circuit including:

a microprocessor circuit operatively coupled to said error detection and correction circuit,

said microprocessor circuit performing the total percentage error indicator calculation, and outputting a digital control signal based on the total percentage error indicator; and

a digital-to-analog converter operatively coupled to said microprocessor circuit and to the decision threshold input port,

said digital-to-analog converter adjusting the decision threshold signal based on the digital control signal provided by said microprocessor circuit.

19. (Original) The optical signal receiver according to claim 15, said control circuit including

a microprocessor circuit operatively coupled to said error detection and correction circuit, said microprocessor circuit performing the total percentage error indicator calculation, and

outputting a control signal based on the total percentage error indicator; and

a potentiometer operatively coupled to said microprocessor circuit and to the decision threshold input port, said potentiometer generating the decision threshold signal based on the control signal provided by said microprocessor circuit to thereby adjust the decision threshold signal.

20. (Original) The optical signal receiver according to claim 15, said control circuit including

a microprocessor circuit operatively coupled to said error detection and correction circuit, and

an RC circuit operatively coupled to said microprocessor circuit and to the decision threshold input port;

said microprocessor circuit performing the total percentage error indicator calculation, and adjusting the decision threshold signal with a pulse-width modulated signal.

21. (Original) The optical signal receiver according to claim 15, wherein said error detection and correction circuit includes an FEC circuit.

22. (Original) The optical signal receiver according to claim 15, further comprising:



a clock and data recovery circuit operatively coupled between said comparator and said error detection and correction circuit,

said clock and data recovery circuit providing a data-recovered output signal and a clock signal to said error detection and correction circuit.

23. (Original) The optical signal receiver according to claim 15, said control circuit adjusting the decision threshold by a stepsize amount related to the total percentage error indicator.

24. (Original) The optical signal receiver according to claim 23, said control circuit calculating the total percentage error indicator according to:

$$Indicator = \frac{|(Ones - Zeroes)|}{|(Ones + Zeroes)|},$$

where Indicator = total percentage error indicator,

Ones = the number of corrected "1"s in the output data signal,

and

Zeroes = the number of corrected "0"s in the output data signal

said control circuit calculating the stepsize amount according to:

stepsize amount = Indicator \* Range,

where Range is related to a range of stepsizes.

25. (Original) A method of reducing bit errors in a digital data output signal output from an optical receiver having a comparator comparing an input data signal from an optical-to-electrical signal converter to a decision threshold signal to provide the digital output data signal, the method comprising:

inputting a number of corrected "1"s and a number of corrected "0"s corrected in the output data signal;

calculating a total percentage error indicator based on the number of corrected "1"s and the number of corrected "0"s in the output data signal; and

adjusting the decision threshold signal in response to the calculated total percentage error indicator.

26. (Original) The method of reducing bit errors according to claim 25, further comprising:

changing a rate of said decision threshold adjustment based on the calculated total percentage error indicator.

27. (Original) The method of reducing bit errors according to claim 25, further comprising:

repeating said inputting, calculating and adjusting to dynamically adjust the decision threshold.

28. (Original) The method of reducing bit errors according to claim 25, further comprising:

said adjusting step changing the decision threshold by a stepsize amount in response to the calculated total percentage error indicator.

29. (Original) The method of reducing bit errors according to claim 28, further comprising:

said adjusting step changing the decision threshold by a stepsize amount related to the calculated total percentage error indicator.

30. (Original) The method of reducing bit errors according to claim 29,

said calculating step calculating the total percentage error indicator according to:

$$Indicator = \frac{|(Ones - Zeroes)|}{|(Ones + Zeroes)|},$$

where Indicator = total percentage error indicator,

Ones = the number of corrected "1"s in the output data signal,

and

Zeroes = the number of corrected "0"s in the output data signal;

the method further comprising:

calculating the stepsize amount according to:

$\text{stepsize amount} = \text{Indicator} * \text{Range},$

where Range is related to a range of stepsizes.

31. (Original) The method of reducing bit errors according to claim 28, further comprising:

changing the stepsize amount to an amount related to the calculated total percentage error indicator when the calculated total percentage error indicator is greater than a limit value.

32. (Original) The method of reducing bit errors according to claim 28, further comprising:

changing the stepsize amount to an amount related to the calculated total percentage error indicator when the calculated total percentage error indicator is greater than a limit value; otherwise

setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value.

33. (Original) The method of reducing bit errors according to claim 28, further comprising:

setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value.

34. (Original) The method of reducing bit errors according to claim 28, further comprising:

setting the stepsize amount to a minimum value when the sum of the number of corrected "1"s plus the number of corrected "0"s is less than a limit value, otherwise

changing the stepsize amount to an amount related to the calculated total percentage error indicator.

35. (Original) The method of reducing bit errors according to claim 28, further comprising:

setting the stepsize amount to zero when the number of corrected "1"s equals the number of corrected "0"s.

36. (Original) The method of reducing bit errors according to claim 25, further comprising:

determining a direction of change to be effected by said adjusting the decision threshold signal.

37. (Original) The method of reducing bit errors according to claim 36, further comprising:  
determining a direction of change according to a relative number of corrected "1"s and "0"s.